EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.4.74 Register 69 h (offset = 69 h) [reset = Fh]; 2.4.75 Register 6 Ah (offset = 6 Ah) [reset = 0 h]; 2.4.76 Register 6 Bh (offset = 6 Bh) [reset = Fh]

Texas Instruments AFE79 Series
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
DAC JESD Register Map
289
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.4.74 Register 69h (offset = 69h) [reset = Fh]
Figure 2-303. Register 69h
7 6 5 4 3 2 1 0
LINK0_RBD_M1[15:8]
R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-307. Register 69 Field Descriptions
Bit Field Type Reset Description
7-0
LINK0_RBD_M1[15
:8]
R/W Fh
This is the number of clock cycles(one clock cycle freq =
LaneRate/40 for JESDB or LaneRate/33 for JESDC) to
release the data from the JESD RBD buffers if all the /R
characters(JESDB) or EMB lock(JESDC) across the used
lanes have arrived for lanes[0:1]/lanes[4:5].
JESDB: Max value is F*K/4-1
JESDC: Max value is 64*E-1
2.4.75 Register 6Ah (offset = 6Ah) [reset = 0h]
Figure 2-304. Register 6Ah
7 6 5 4 3 2 1 0
LINK1_RBD_M1[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-308. Register 6A Field Descriptions
Bit Field Type Reset Description
7-0
LINK1_RBD_M1[7:
0]
R/W 0h
This is the number of clock cycles(one clock cycle freq =
LaneRate/40 for JESDB or LaneRate/33 for JESDC) to
release the data from the JESD RBD buffers if all the /R
characters(JESDB) or EMB lock(JESDC) across the used
lanes have arrived for lanes[2:3]/lanes[6:7].
JESDB: Max value is F*K/4-1
JESDC: Max value is 64*E-1
2.4.76 Register 6Bh (offset = 6Bh) [reset = Fh]
Figure 2-305. Register 6Bh
7 6 5 4 3 2 1 0
LINK1_RBD_M1[15:8]
R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-309. Register 6B Field Descriptions
Bit Field Type Reset Description
7-0
LINK1_RBD_M1[15
:8]
R/W Fh
This is the number of clock cycles(one clock cycle freq =
LaneRate/40 for JESDB or LaneRate/33 for JESDC) to
release the data from the JESD RBD buffers if all the /R
characters(JESDB) or EMB lock(JESDC) across the used
lanes have arrived for lanes[2:3]/lanes[6:7].
JESDB: Max value is F*K/4-1
JESDC: Max value is 64*E-1

Table of Contents

Related product manuals