EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.13.66 Register 288 h (offset = 288 h) [reset = 5 h]; 2.13.67 Register 400 h (offset = 400 h) [reset = Ah]

Texas Instruments AFE79 Series
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
RX Top Register Map
731
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.66 Register 288h (offset = 288h) [reset = 5h]
Figure 2-1478. Register 288h
7 6 5 4 3 2 1 0
RX_DDC_BAND1_DIG_GAIN_INDEX
R/W-5h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1491. Register 288 Field Descriptions
Bit Field Type Reset Description
5-0
RX_DDC_BAND1_
DIG_GAIN_INDEX
R/W 5h
Digital gain to be applied at the end of the DDC chain for
band0.
Meant for debug use. The internal AGC loop does not see this
gain.
Valid values are 0 through 47.
A value of G maps to a gain of (0.5G - 2.5) dB, yielding a
range from -2.5 dB to +21 dB in 0.5 dB steps.
2.13.67 Register 400h (offset = 400h) [reset = Ah]
Figure 2-1479. Register 400h
7 6 5 4 3 2 1 0
RX_AGC_DIG_
BAND1_DET_E
N
RX_AGC_DIG_
BAND0_DET_E
N
RX_AGC_PWR
_DECAY_EN
RX_AGC_PWR
_ATTACK_EN
RX_AGC_SMA
LL_STEP_DEC
AY_EN
RX_AGC_BIG_
STEP_DECAY
_EN
RX_AGC_SMA
LL_STEP_ATT
ACK_EN
RX_AGC_BIG_
STEP_ATTACK
_EN
R/W-0h R/W-0h R/W-0h R/W-0h R/W-1h R/W-0h R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1492. Register 400 Field Descriptions
Bit Field Type Reset Description
7-7
RX_AGC_DIG_BA
ND1_DET_EN
R/W 0h
Use Digital Band detector 1 for AGC control loop. Will be
effective only in case Dual Band AGC feature is enabled
0 : Disable
1 : Enable
6-6
RX_AGC_DIG_BA
ND0_DET_EN
R/W 0h
Use Digital Band detector 0 for AGC control loop. Will be
effective only in case Dual Band AGC feature is enabled
0 : Disable
1 : Enable
5-5
RX_AGC_PWR_D
ECAY_EN
R/W 0h
Use digital power decay detector for AGC control loop
0 : Disable
1 : Enable
4-4
RX_AGC_PWR_A
TTACK_EN
R/W 0h
Use digital power attack detector for AGC control loop
0 : Disable
1 : Enable
3-3
RX_AGC_SMALL_
STEP_DECAY_EN
R/W 1h
Use digital smallstep decay detector for AGC control loop
0 : Disable
1 : Enable
2-2
RX_AGC_BIG_ST
EP_DECAY_EN
R/W 0h
Use digital bigstep decay detector for AGC control loop
0 : Disable
1 : Enable
1-1
RX_AGC_SMALL_
STEP_ATTACK_E
N
R/W 1h
Use digital smallstep attack detector for AGC control loop
0 : Disable
1 : Enable
0-0
RX_AGC_BIG_ST
EP_ATTACK_EN
R/W 0h
Use digital bigstep attack detector for AGC control loop
0 : Disable
1 : Enable

Table of Contents

Related product manuals