www.ti.com
FB Top Register Map
939
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.14.264 Register 56Fh (offset = 56Fh) [reset = 0h]
Figure 2-2147. Register 56Fh
7 6 5 4 3 2 1 0
FB_AGC_BAND0_LNA_PHASE2
5[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2161. Register 56F Field Descriptions
Bit Field Type Reset Description
1-0
FB_AGC_BAND0_
LNA_PHASE25[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 25 in case of External
LNA Control , Phase for DVGA Index 25 in case of External
DVGA control
2.14.265 Register 570h (offset = 570h) [reset = 0h]
Figure 2-2148. Register 570h
7 6 5 4 3 2 1 0
FB_AGC_BAND0_LNA_PHASE26[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2162. Register 570 Field Descriptions
Bit Field Type Reset Description
7-0
FB_AGC_BAND0_
LNA_PHASE26[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 26 in case of External
LNA Control , Phase for DVGA Index 26 in case of External
DVGA control
2.14.266 Register 571h (offset = 571h) [reset = 0h]
Figure 2-2149. Register 571h
7 6 5 4 3 2 1 0
FB_AGC_BAND0_LNA_PHASE2
6[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2163. Register 571 Field Descriptions
Bit Field Type Reset Description
1-0
FB_AGC_BAND0_
LNA_PHASE26[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 26 in case of External
LNA Control , Phase for DVGA Index 26 in case of External
DVGA control
2.14.267 Register 572h (offset = 572h) [reset = 0h]
Figure 2-2150. Register 572h
7 6 5 4 3 2 1 0
FB_AGC_BAND0_LNA_PHASE27[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset