EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.4.133 Register A7 h (offset = A7 h) [reset = 0 h]; 2.4.134 Register ACh (offset = ACh) [reset = 0 h]

Texas Instruments AFE79 Series
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DAC JESD Register Map
www.ti.com
312
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.4.133 Register A7h (offset = A7h) [reset = 0h]
Figure 2-362. Register A7h
7 6 5 4 3 2 1 0
JESD_BUF_STATE_PREV
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-366. Register A7 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_BUF_STAT
E_PREV
R 0h
JESDB/C: Previous ELASTIC_BUFFER_STATE value
bits(1:0) = SRX1/5
bits(3:2) = SRX2/6
bits(5:4) = SRX3/7
bits(7:6) = SRX4/8
For stable link, the bits for each lane enabled should read as
"10"
Note: Refer to the TI application note for details on error
interpretation.
2.4.134 Register ACh (offset = ACh) [reset = 0h]
Figure 2-363. Register ACh
7 6 5 4 3 2 1 0
EMB_ALIGN_P
ATT_SEL
LINK1_EMB_A
LIGN_LOCK_R
ESET_DISABL
E
LINK0_EMB_A
LIGN_LOCK_R
ESET_DISABL
E
LINK1_EMB_A
LIGN_RESET
LINK0_EMB_A
LIGN_RESET
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-367. Register AC Field Descriptions
Bit Field Type Reset Description
4-4
EMB_ALIGN_PAT
T_SEL
R/W 0h
JESDC: Select bit65 or bit64 for the EMB lock(bit65 is latest)
0 - bit 64 (next bit after the first bit received)
1 - bit 65 (first bit to be received)
JESDB : UNUSED
3-3
LINK1_EMB_ALIG
N_LOCK_RESET_
DISABLE
R/W 0h
JESDC: Sync-header lock state machine coming out of lock
resets the emb_align lock state machine. Set to bit to disable
this feature for lanes[2:3]/[6:7]
By default, it should be set to '1'
JESDB : UNUSED
2-2
LINK0_EMB_ALIG
N_LOCK_RESET_
DISABLE
R/W 0h
JESDC: Sync-header lock state machine coming out of lock
resets the emb_align lock state machine. Set to bit to disable
this feature for lanes[0:1]/[4:5]
By default, it should be set to '1'
JESDB : UNUSED
1-1
LINK1_EMB_ALIG
N_RESET
R/W 0h
JESDC: reset emb_align search and start again for
lanes[2:3]/[6:7]
JESDB : UNUSED
0-0
LINK0_EMB_ALIG
N_RESET
R/W 0h
JESDC: reset emb_align search and start again for
lanes[0:1]/[4:5]
JESDB : UNUSED

Table of Contents

Related product manuals