Texas Instruments AFE79 Series - 2.4.159 Register C7 h (offset = C7 h) [reset = 0 h]; 2.4.160 Register C8 h (offset = C8 h) [reset = 0 h]; 2.4.161 Register C9 h (offset = C9 h) [reset = 0 h]; 2.4.162 Register CAh (offset = CAh) [reset = 0 h]

www.ti.com DAC JESD Register Map
321
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.4.159 Register C7h (offset = C7h) [reset = 0h]
Figure 2-388. Register C7h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT7[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-392. Register C7 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT7[15:8]
R/W 0h short test pattern input
2.4.160 Register C8h (offset = C8h) [reset = 0h]
Figure 2-389. Register C8h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT8[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-393. Register C8 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT8[7:0]
R/W 0h short test pattern input
2.4.161 Register C9h (offset = C9h) [reset = 0h]
Figure 2-390. Register C9h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT8[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-394. Register C9 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT8[15:8]
R/W 0h short test pattern input
2.4.162 Register CAh (offset = CAh) [reset = 0h]
Figure 2-391. Register CAh
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT9[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset