www.ti.com
IO Wrap Register Map
1185
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.562 Register A41h (offset = A41h) [reset = 2h]
Figure 2-2825. Register A41h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_TX_NCOSE
L_1
OVR_INTPI_TX
_NCOSEL_1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2841. Register A41 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
TX_NCOSEL_1
R/W 1h
control to select whether the input function intpi_tx_ncosel_1
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_TX_N
COSEL_1
R/W 0h override value for ovr_sel_intpi_tx_ncosel_1 is made high
2.16.563 Register A44h (offset = A44h) [reset = 0h]
Figure 2-2826. Register A44h
7 6 5 4 3 2 1 0
SEL_INTPI_TX_NCOSEL_2 POL_INTPI_TX
_NCOSEL_2
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2842. Register A44 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_TX_N
COSEL_2
R/W 0h
select control for intpi_tx_ncosel_2. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_TX_N
COSEL_2
R/W 0h
polarity control for intpi_tx_ncosel_2. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.564 Register A45h (offset = A45h) [reset = 2h]
Figure 2-2827. Register A45h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_TX_NCOSE
L_2
OVR_INTPI_TX
_NCOSEL_2
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2843. Register A45 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
TX_NCOSEL_2
R/W 1h
control to select whether the input function intpi_tx_ncosel_2
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_TX_N
COSEL_2
R/W 0h override value for ovr_sel_intpi_tx_ncosel_2 is made high
To Next Page
Loading...
Need help?
General
