Texas Instruments AFE79 Series - 2.13.333 Register 561 h (offset = 561 h) [reset = 0 h]; 2.13.334 Register 562 h (offset = 562 h) [reset = 0 h]; 2.13.335 Register 563 h (offset = 563 h) [reset = 0 h]; 2.13.336 Register 564 h (offset = 564 h) [reset = 0 h]

RX Top Register Map www.ti.com
810
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.333 Register 561h (offset = 561h) [reset = 0h]
Figure 2-1745. Register 561h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
18[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1758. Register 561 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE18[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 18 in case of External
LNA Control , Phase for DVGA Index 18 in case of External
DVGA control
2.13.334 Register 562h (offset = 562h) [reset = 0h]
Figure 2-1746. Register 562h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE19[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1759. Register 562 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND0_
LNA_PHASE19[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 19 in case of External
LNA Control , Phase for DVGA Index 19 in case of External
DVGA control
2.13.335 Register 563h (offset = 563h) [reset = 0h]
Figure 2-1747. Register 563h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
19[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1760. Register 563 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE19[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 19 in case of External
LNA Control , Phase for DVGA Index 19 in case of External
DVGA control
2.13.336 Register 564h (offset = 564h) [reset = 0h]
Figure 2-1748. Register 564h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE20[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset