www.ti.com
IO Wrap Register Map
1175
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.532 Register 9EDh (offset = 9EDh) [reset = 2h]
Figure 2-2795. Register 9EDh
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RX_GAIN_S
W_2
OVR_INTPI_R
X_GAIN_SW_2
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2811. Register 9ED Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RX_GAIN_SW_2
R/W 1h
control to select whether the input function intpi_rx_gain_sw_2
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_RX_G
AIN_SW_2
R/W 0h override value for ovr_sel_intpi_rx_gain_sw_2 is made high
2.16.533 Register 9F0h (offset = 9F0h) [reset = 0h]
Figure 2-2796. Register 9F0h
7 6 5 4 3 2 1 0
SEL_INTPI_RX_GAIN_SW_3 POL_INTPI_RX
_GAIN_SW_3
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2812. Register 9F0 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RX_G
AIN_SW_3
R/W 0h
select control for intpi_rx_gain_sw_3. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RX_G
AIN_SW_3
R/W 0h
polarity control for intpi_rx_gain_sw_3. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.534 Register 9F1h (offset = 9F1h) [reset = 2h]
Figure 2-2797. Register 9F1h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RX_GAIN_S
W_3
OVR_INTPI_R
X_GAIN_SW_3
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2813. Register 9F1 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RX_GAIN_SW_3
R/W 1h
control to select whether the input function intpi_rx_gain_sw_3
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_RX_G
AIN_SW_3
R/W 0h override value for ovr_sel_intpi_rx_gain_sw_3 is made high
To Next Page
Loading...
Need help?
General
