EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.4.91 Register 7 Ah (offset = 7 Ah) [reset = 0 h]

Texas Instruments AFE79 Series
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
DAC JESD Register Map
295
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-323. Register 79 Field Descriptions
Bit Field Type Reset Description
7-0
LINK1_SYNC_RE
QUEST_ENA
R/W FFh
These bits select which errors cause a sync request for
lanes[4:5]/[6:7]. Sync requests take priority over the error
notification; so if sync request isnt desired; set these bits to a
'0';.
Each of the bits for the above mentioned lane errors are
mapped to :
bit7 = JESDB: multiframe alignment error
bit6 = JESDB: frame alignment error
bit5 = JESDB: link configuration error
bit4 = JESDB: elastic buffer overflow (bad RBD value)
bit3 = JESDB: elastic buffer match error. The first non-/K/
doesnt match 'match_ctrl' and 'match_data' programmed
values
bit2 = JESDB: code synchronization error
bit1 = JESDB: 8b/10b not-in-table code error
Bit0 = JESDB: 8b/10b disparity error
bit7 = JESDC: EoEMB alignment error
bit6 = JESDC: EoMB alignment error
bit5 = JESDC: cmd-data in crc mode not matching with spi
register bits
bit4 = JESDC: elastic buffer overflow (bad RBD value)
bit3 = JESDC: TIED to 0.
bit2 = JESDC: extended multiblock alignment error
bit1 = JESDC: sync-header invalid error ('11' or '00' received
in expected sync header location)
Bit0 = JESDC: sync-header CRC error
2.4.91 Register 7Ah (offset = 7Ah) [reset = 0h]
Figure 2-320. Register 7Ah
7 6 5 4 3 2 1 0
LINK0_ERROR_ENA
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-324. Register 7A Field Descriptions
Bit Field Type Reset Description
7-0
LINK0_ERROR_E
NA
R/W 0h
These bits select the errors generated are counted in the
err_c for the lanes[0:1]/[4:5]. The bits also control what signals
are sent out the pad_syncb pin for error notification.
Each of the bits for the above mentioned lane errors are
mapped to :
bit7 = JESDB: multiframe alignment error
bit6 = JESDB: frame alignment error
bit5 = JESDB: link configuration error
bit4 = JESDB: elastic buffer overflow (bad RBD value)
bit3 = JESDB: elastic buffer match error. The first non-/K/
doesnt match 'match_ctrl' and 'match_data' programmed
values
bit2 = JESDB: code synchronization error
bit1 = JESDB: 8b/10b not-in-table code error
Bit0 = JESDB: 8b/10b disparity error
bit7 = JESDC: EoEMB alignment error
bit6 = JESDC: EoMB alignment error
bit5 = JESDC: cmd-data in crc mode not matching with spi
register bits
bit4 = JESDC: elastic buffer overflow (bad RBD value)
bit3 = JESDC: TIED to 0.
bit2 = JESDC: extended multiblock alignment error
bit1 = JESDC: sync-header invalid error ('11' or '00' received
in expected sync header location)
Bit0 = JESDC: sync-header CRC error

Table of Contents

Related product manuals