EasyManuals Logo

Texas Instruments AFE79 Series User Manual

Texas Instruments AFE79 Series
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #457 background imageLoading...
Page #457 background image
www.ti.com
ADC JESD Register Map
457
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-710. Register 125 Field Descriptions (continued)
Bit Field Type Reset Description
1-1
CLEAR_JESD_CL
K_FB_P3
R/W 0h
when set to 1, clears the MONITOR_JESD_CLK_FB_P3
register
0-0
CLEAR_JESD_CL
K_FB_P1
R/W 0h
when set to 1, clears the MONITOR_JESD_CLK_FB_P1
register
2.5.210 Register 126h (offset = 126h) [reset = 0h]
Figure 2-706. Register 126h
7 6 5 4 3 2 1 0
0 0 0 CLEAR_SERD
ES_TXBCLK3
CLEAR_SERD
ES_TXBCLK2
CLEAR_SERD
ES_TXBCLK1
CLEAR_SERD
ES_TXBCLK0
CLEAR_JESD_
CLK_FB_P0_M
SF_RD
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-711. Register 126 Field Descriptions
Bit Field Type Reset Description
7-5 0 R/W 0h Must read or write 0
4-4
CLEAR_SERDES_
TXBCLK3
R/W 0h
when set to 1, clears the MONITOR_SERDES_TXBCLK3
register
3-3
CLEAR_SERDES_
TXBCLK2
R/W 0h
when set to 1, clears the MONITOR_SERDES_TXBCLK2
register
2-2
CLEAR_SERDES_
TXBCLK1
R/W 0h
when set to 1, clears the MONITOR_SERDES_TXBCLK1
register
1-1
CLEAR_SERDES_
TXBCLK0
R/W 0h
when set to 1, clears the MONITOR_SERDES_TXBCLK0
register
0-0
CLEAR_JESD_CL
K_FB_P0_MSF_R
D
R/W 0h UNUSED
2.5.211 Register 128h (offset = 128h) [reset = 0h]
Figure 2-707. Register 128h
7 6 5 4 3 2 1 0
CLEAR_JESD_
SYSREF_FB_P
0
CLEAR_JESD_
SYSREF_RX2_
P2
CLEAR_JESD_
SYSREF_RX2_
P0
CLEAR_JESD_
SYSREF_RX1_
P2
CLEAR_JESD_
SYSREF_RX1_
P0
CLEAR_DDC_
RD_SYSREF_
FB
CLEAR_DDC_
RD_SYSREF_
RX2
CLEAR_DDC_
RD_SYSREF_
RX1
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-712. Register 128 Field Descriptions
Bit Field Type Reset Description
7-7
CLEAR_JESD_SY
SREF_FB_P0
R/W 0h
when set to 1, clears the MONITOR_JESD_SYSREF_FB_P0
register
6-6
CLEAR_JESD_SY
SREF_RX2_P2
R/W 0h
when set to 1, clears the
MONITOR_JESD_SYSREF_RX2_P2 register
5-5
CLEAR_JESD_SY
SREF_RX2_P0
R/W 0h
when set to 1, clears the
MONITOR_JESD_SYSREF_RX2_P0 register
4-4
CLEAR_JESD_SY
SREF_RX1_P2
R/W 0h
when set to 1, clears the
MONITOR_JESD_SYSREF_RX1_P2 register
3-3
CLEAR_JESD_SY
SREF_RX1_P0
R/W 0h
when set to 1, clears the
MONITOR_JESD_SYSREF_RX1_P0 register

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AFE79 Series and is the answer not in the manual?

Texas Instruments AFE79 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAFE79 Series
CategoryControl Unit
LanguageEnglish

Related product manuals