www.ti.com
IO Wrap Register Map
1161
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.491 Register 8C4h (offset = 8C4h) [reset = 0h]
Figure 2-2754. Register 8C4h
7 6 5 4 3 2 1 0
SEL_INTPI_TDD_EN_TXD POL_INTPI_TD
D_EN_TXD
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2770. Register 8C4 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_TDD_
EN_TXD
R/W 0h
select control for intpi_tdd_en_txd. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_TDD_
EN_TXD
R/W 0h
polarity control for intpi_tdd_en_txd. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.492 Register 8C5h (offset = 8C5h) [reset = 2h]
Figure 2-2755. Register 8C5h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_TDD_EN_T
XD
OVR_INTPI_T
DD_EN_TXD
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2771. Register 8C5 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
TDD_EN_TXD
R/W 1h
control to select whether the input function intpi_tdd_en_txd
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_TDD_
EN_TXD
R/W 0h override value for ovr_sel_intpi_tdd_en_txd is made high
2.16.493 Register 8C8h (offset = 8C8h) [reset = 0h]
Figure 2-2756. Register 8C8h
7 6 5 4 3 2 1 0
SEL_INTPI_TDD_EN_FBAB POL_INTPI_TD
D_EN_FBAB
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2772. Register 8C8 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_TDD_
EN_FBAB
R/W 0h
select control for intpi_tdd_en_fbab. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_TDD_
EN_FBAB
R/W 0h
polarity control for intpi_tdd_en_fbab. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
To Next Page
Loading...
Need help?
General
