IO Wrap Register Map
www.ti.com
1182
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.553 Register A30h (offset = A30h) [reset = 0h]
Figure 2-2816. Register A30h
7 6 5 4 3 2 1 0
SEL_INTPI_RX_NCOSEL_1 POL_INTPI_RX
_NCOSEL_1
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2832. Register A30 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RX_N
COSEL_1
R/W 0h
select control for intpi_rx_ncosel_1. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RX_N
COSEL_1
R/W 0h
polarity control for intpi_rx_ncosel_1. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.554 Register A31h (offset = A31h) [reset = 2h]
Figure 2-2817. Register A31h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RX_NCOSE
L_1
OVR_INTPI_R
X_NCOSEL_1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2833. Register A31 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RX_NCOSEL_1
R/W 1h
control to select whether the input function intpi_rx_ncosel_1
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_RX_N
COSEL_1
R/W 0h override value for ovr_sel_intpi_rx_ncosel_1 is made high
2.16.555 Register A34h (offset = A34h) [reset = 0h]
Figure 2-2818. Register A34h
7 6 5 4 3 2 1 0
SEL_INTPI_RX_NCOSEL_2 POL_INTPI_RX
_NCOSEL_2
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2834. Register A34 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RX_N
COSEL_2
R/W 0h
select control for intpi_rx_ncosel_2. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RX_N
COSEL_2
R/W 0h
polarity control for intpi_rx_ncosel_2. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal