www.ti.com
DAC JESD Register Map
319
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.4.152 Register C0h (offset = C0h) [reset = 0h]
Figure 2-381. Register C0h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT4[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-385. Register C0 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT4[7:0]
R/W 0h short test pattern input
2.4.153 Register C1h (offset = C1h) [reset = 0h]
Figure 2-382. Register C1h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT4[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-386. Register C1 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT4[15:8]
R/W 0h short test pattern input
2.4.154 Register C2h (offset = C2h) [reset = 0h]
Figure 2-383. Register C2h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT5[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-387. Register C2 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT5[7:0]
R/W 0h short test pattern input
2.4.155 Register C3h (offset = C3h) [reset = 0h]
Figure 2-384. Register C3h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT5[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset