IO Wrap Register Map
www.ti.com
1150
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.458 Register 871h (offset = 871h) [reset = 2h]
Figure 2-2721. Register 871h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXC_DSA_
GAIN_0
OVR_INTPI_R
XC_DSA_GAIN
_0
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2737. Register 871 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXC_DSA_GAIN_
0
R/W 1h
control to select whether the input function
intpi_rxc_dsa_gain_0 needs to be overriden ot not. 1 indicates
override.
0-0
OVR_INTPI_RXC_
DSA_GAIN_0
R/W 0h override value for ovr_sel_intpi_rxc_dsa_gain_0 is made high
2.16.459 Register 874h (offset = 874h) [reset = 0h]
Figure 2-2722. Register 874h
7 6 5 4 3 2 1 0
SEL_INTPI_RXC_DSA_GAIN_1 POL_INTPI_RX
C_DSA_GAIN_
1
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2738. Register 874 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RXC_
DSA_GAIN_1
R/W 0h
select control for intpi_rxc_dsa_gain_1. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RXC_
DSA_GAIN_1
R/W 0h
polarity control for intpi_rxc_dsa_gain_1. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.460 Register 875h (offset = 875h) [reset = 2h]
Figure 2-2723. Register 875h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXC_DSA_
GAIN_1
OVR_INTPI_R
XC_DSA_GAIN
_1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2739. Register 875 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXC_DSA_GAIN_
1
R/W 1h
control to select whether the input function
intpi_rxc_dsa_gain_1 needs to be overriden ot not. 1 indicates
override.
0-0
OVR_INTPI_RXC_
DSA_GAIN_1
R/W 0h override value for ovr_sel_intpi_rxc_dsa_gain_1 is made high