Texas Instruments AFE79 Series - 2.4.106 Register 89 h (offset = 89 h) [reset = 0 h]; 2.4.107 Register 8 Ah (offset = 8 Ah) [reset = 0 h]; 2.4.108 Register 8 Bh (offset = 8 Bh) [reset = 0 h]

www.ti.com DAC JESD Register Map
301
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-338. Register 88 Field Descriptions
Bit Field Type Reset Description
7-0
LANE0_F_COUNT
ER_ANY_LANE_R
EADY[7:0]
R 0h
JESDB: Measured rbd_counter value when lane0/4 is ready
JESDC: Measured rbd_counter value when lane0/4 is ready
2.4.106 Register 89h (offset = 89h) [reset = 0h]
Figure 2-335. Register 89h
7 6 5 4 3 2 1 0
LANE0_F_COUNTER_ANY_LANE_READY[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-339. Register 89 Field Descriptions
Bit Field Type Reset Description
7-0
LANE0_F_COUNT
ER_ANY_LANE_R
EADY[15:8]
R 0h
JESDB: Measured rbd_counter value when lane0/4 is ready
JESDC: Measured rbd_counter value when lane0/4 is ready
2.4.107 Register 8Ah (offset = 8Ah) [reset = 0h]
Figure 2-336. Register 8Ah
7 6 5 4 3 2 1 0
LANE1_F_COUNTER_ANY_LANE_READY[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-340. Register 8A Field Descriptions
Bit Field Type Reset Description
7-0
LANE1_F_COUNT
ER_ANY_LANE_R
EADY[7:0]
R 0h
JESDB: Measured rbd_counter value when lane1/5 is ready
JESDC: Measured rbd_counter value when lane1/5 is ready
2.4.108 Register 8Bh (offset = 8Bh) [reset = 0h]
Figure 2-337. Register 8Bh
7 6 5 4 3 2 1 0
LANE1_F_COUNTER_ANY_LANE_READY[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-341. Register 8B Field Descriptions
Bit Field Type Reset Description
7-0
LANE1_F_COUNT
ER_ANY_LANE_R
EADY[15:8]
R 0h
JESDB: Measured rbd_counter value when lane1/5 is ready
JESDC: Measured rbd_counter value when lane1/5 is ready