www.ti.com
ADC JESD Register Map
381
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-515. Register 33 Field Descriptions (continued)
Bit Field Type Reset Description
1-1
RX2_USE_MAPPE
R_ALIGN_B0_OVR
R/W 1h Not recommended to be set by the user. Should be 1
0-0
RX1_USE_MAPPE
R_ALIGN_B0_OVR
R/W 1h Not recommended to be set by the user. Should be 1
2.5.15 Register 34h (offset = 34h) [reset = 0h]
Figure 2-511. Register 34h
7 6 5 4 3 2 1 0
0 0 RX1_JESD_MODE
R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
To Next Page
Loading...
Need help?
General
