www.ti.com
IO Wrap Register Map
1183
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.556 Register A35h (offset = A35h) [reset = 2h]
Figure 2-2819. Register A35h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RX_NCOSE
L_2
OVR_INTPI_R
X_NCOSEL_2
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2835. Register A35 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RX_NCOSEL_2
R/W 1h
control to select whether the input function intpi_rx_ncosel_2
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_RX_N
COSEL_2
R/W 0h override value for ovr_sel_intpi_rx_ncosel_2 is made high
2.16.557 Register A38h (offset = A38h) [reset = 0h]
Figure 2-2820. Register A38h
7 6 5 4 3 2 1 0
SEL_INTPI_RX_NCOSEL_3 POL_INTPI_RX
_NCOSEL_3
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2836. Register A38 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RX_N
COSEL_3
R/W 0h
select control for intpi_rx_ncosel_3. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RX_N
COSEL_3
R/W 0h
polarity control for intpi_rx_ncosel_3. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.558 Register A39h (offset = A39h) [reset = 2h]
Figure 2-2821. Register A39h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RX_NCOSE
L_3
OVR_INTPI_R
X_NCOSEL_3
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2837. Register A39 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RX_NCOSEL_3
R/W 1h
control to select whether the input function intpi_rx_ncosel_3
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_RX_N
COSEL_3
R/W 0h override value for ovr_sel_intpi_rx_ncosel_3 is made high