www.ti.com
ADC JESD Register Map
419
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.5.97 Register 95h (offset = 95h) [reset = 20h]
Figure 2-593. Register 95h
7 6 5 4 3 2 1 0
LINK1_JESDV LINK1_ILA_S_M1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-598. Register 95 Field Descriptions
Bit Field Type Reset Description
7-5 LINK1_JESDV R/W 1h JESD link config for STX2/6
4-0 LINK1_ILA_S_M1 R/W 0h
JESD link config for STX2/6
Used only when link1_jesd_ila_config_override is 1.
Else S derived from LMFS is used.
2.5.98 Register 96h (offset = 96h) [reset = 0h]
Figure 2-594. Register 96h
7 6 5 4 3 2 1 0
LINK1_ILA_HD 0 0 LINK1_CF
R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-599. Register 96 Field Descriptions
Bit Field Type Reset Description
7-7 LINK1_ILA_HD R/W 0h
JESD link config for STX2/6
Used only when link1_jesd_ila_config_override is 1.
Else Hd derived from LMFS is used.
6-5 0 R/W 0h Must read or write 0
4-0 LINK1_CF R/W 0h JESD link config for STX2/6
2.5.99 Register 97h (offset = 97h) [reset = 0h]
Figure 2-595. Register 97h
7 6 5 4 3 2 1 0
LINK1_RES1
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-600. Register 97 Field Descriptions
Bit Field Type Reset Description
7-0 LINK1_RES1 R/W 0h JESD link config for STX2/6
2.5.100 Register 98h (offset = 98h) [reset = 0h]
Figure 2-596. Register 98h
7 6 5 4 3 2 1 0
LINK1_RES2
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset