Texas Instruments AFE79 Series - 2.15.37 Register AEh (offset = AEh) [reset = 0 h]; 2.15.38 Register B0 h (offset = B0 h) [reset = 0 h]; 2.15.39 Register B1 h (offset = B1 h) [reset = 0 h]

www.ti.com Timing Controller Register Map
971
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.15.37 Register AEh (offset = AEh) [reset = 0h]
Figure 2-2244. Register AEh
7 6 5 4 3 2 1 0
RXNCOSEL_MODE_CD
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2259. Register AE Field Descriptions
Bit Field Type Reset Description
1-0
RXNCOSEL_MOD
E_CD
R/W 0h
The 4 bits of NCOSel get routed to both C and D channels
according to mode as follow. (NCOsel for (band1), (band0))
If broadcast_rxncosel==1
00 -> (b0),(b0,b0.b0,b0)
01 -> (b1),(b1,b0,b1,b0)
02 -> (0),(b3,b2,b1,b0)
03 -> (0),(0,0,0,0)
if broadcast_rxncosel==0
00 -> (b2),(b2,b2.b2,b2)
01 -> (b3),(b3,b2,b3,b2)
02 -> (0),(b3,b2,b1,b0)
03 -> (0),(0,0,0,0)
2.15.38 Register B0h (offset = B0h) [reset = 0h]
Figure 2-2245. Register B0h
7 6 5 4 3 2 1 0
ENABLE_RXNCOSEL_A
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2260. Register B0 Field Descriptions
Bit Field Type Reset Description
4-0
ENABLE_RXNCOS
EL_A
R/W 0h
If enable == 0 then the corresponding bit in rxncosel for that
channel is made 0, else ncosel is sent as it is
2.15.39 Register B1h (offset = B1h) [reset = 0h]
Figure 2-2246. Register B1h
7 6 5 4 3 2 1 0
ENABLE_RXNCOSEL_B
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2261. Register B1 Field Descriptions
Bit Field Type Reset Description
4-0
ENABLE_RXNCOS
EL_B
R/W 0h
If enable == 0 then the corresponding bit in rxncosel for that
channel is made 0, else ncosel is sent as it is