Texas Instruments AFE79 Series - 2.3.111 Register BFh (offset = BFh) [reset = FFh]; 2.3.112 Register C0 h (offset = C0 h) [reset = 2 h]

www.ti.com JESD_SUBCHIP Register Map
219
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.3.111 Register BFh (offset = BFh) [reset = FFh]
Figure 2-152. Register BFh
7 6 5 4 3 2 1 0
TDD_TX_ON_
D_2T_CD_LIN
K1_MASK
TDD_TX_ON_
C_2T_CD_LIN
K1_MASK
TDD_TX_ON_
B_2T_CD_LIN
K1_MASK
TDD_TX_ON_
A_2T_CD_LIN
K1_MASK
TDD_TX_ON_
D_2T_CD_LIN
K0_MASK
TDD_TX_ON_
C_2T_CD_LIN
K0_MASK
TDD_TX_ON_
B_2T_CD_LIN
K0_MASK
TDD_TX_ON_
A_2T_CD_LIN
K0_MASK
R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-155. Register BF Field Descriptions
Bit Field Type Reset Description
7-7
TDD_TX_ON_D_2
T_CD_LINK1_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXD data comes from
2T_CD instance and link1
0 : mask
1 : tx_on_d
6-6
TDD_TX_ON_C_2
T_CD_LINK1_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXC data comes from
2T_CD instance and link1
0 : mask
1 : tx_on_c
5-5
TDD_TX_ON_B_2
T_CD_LINK1_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXB data comes from
2T_CD instance and link1
0 : mask
1 : tx_on_b
4-4
TDD_TX_ON_A_2
T_CD_LINK1_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXA data comes from
2T_CD instance and link1
0 : mask
1 : tx_on_a
3-3
TDD_TX_ON_D_2
T_CD_LINK0_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXD data comes from
2T_CD instance and link0
0 : mask
1 : tx_on_d
2-2
TDD_TX_ON_C_2
T_CD_LINK0_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXC data comes from
2T_CD instance and link0
0 : mask
1 : tx_on_c
1-1
TDD_TX_ON_B_2
T_CD_LINK0_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXB data comes from
2T_CD instance and link0
0 : mask
1 : tx_on_b
0-0
TDD_TX_ON_A_2
T_CD_LINK0_MAS
K
R/W 1h
TDD mask-value for tx_on_a to be set if TXA data comes from
2T_CD instance and link0
0 : mask
1 : tx_on_a
2.3.112 Register C0h (offset = C0h) [reset = 2h]
Figure 2-153. Register C0h
7 6 5 4 3 2 1 0
APB_CLK_SYS
REF_VAL
APB_CLK_SYS
REF_SEL
APB_CLK_SYSREF_DELAY2 APB_CLK_SYSREF_DELAY APB_CLK_DIT
HERED_MODE
_EN
APB_CLK_DIS
ABLE
R/W-0h R/W-0h R/W-0h R/W-0h R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset