EasyManuals Logo

Texas Instruments AFE79 Series User Manual

Texas Instruments AFE79 Series
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #953 background imageLoading...
Page #953 background image
www.ti.com
FB Top Register Map
953
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-2203. Register 63E Field Descriptions
Bit Field Type Reset Description
7-3
FB_ALC_FINE_EX
P_OFFSET
R/W 0h
Can be used in Coarse/Fine Modes with output pins or LSB
indication modes. Need to be used only when coarse/fine
range is lower than required total gain range. By default when
this is field is 0, the output is saturated if the range is
insufficient. By programming a positive value here it will right
shift the data which can be used to trade-off saturation vs
resolution.
[-8 11] Signed.
2-0
FB_ALC_FINE_OF
FSET
R/W 3h
Used in Coarse/Fine Modes with output Pins or LSB indication
modes. Recommended setting is mod(6-(CoarseStep-1),6)
Range of [0 5]. Units is dB.
2.14.307 Register 640h (offset = 640h) [reset = 0h]
Figure 2-2190. Register 640h
7 6 5 4 3 2 1 0
FB_ALC_OUTPUT_PIN_DELAY[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2204. Register 640 Field Descriptions
Bit Field Type Reset Description
7-0
FB_ALC_OUTPUT
_PIN_DELAY[7:0]
R/W 0h
Delay in fs/8 clocks imparted on the ALC output pins. This can
be used by the customer to match the ALC pin information
with latency of the data through the JESD interface.
2.14.308 Register 641h (offset = 641h) [reset = 0h]
Figure 2-2191. Register 641h
7 6 5 4 3 2 1 0
FB_ALC_OUTPUT_PIN_DELAY[13:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2205. Register 641 Field Descriptions
Bit Field Type Reset Description
5-0
FB_ALC_OUTPUT
_PIN_DELAY[13:8]
R/W 0h
Delay in fs/8 clocks imparted on the ALC output pins. This can
be used by the customer to match the ALC pin information
with latency of the data through the JESD interface.
2.14.309 Register 642h (offset = 642h) [reset = 8h]
Figure 2-2192. Register 642h
7 6 5 4 3 2 1 0
FB_ALC_INPUT_DELAY_CODE
R/W-8h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AFE79 Series and is the answer not in the manual?

Texas Instruments AFE79 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAFE79 Series
CategoryControl Unit
LanguageEnglish

Related product manuals