Texas Instruments AFE79 Series - 2.8.50 Register D1 h (offset = D1 h) [reset = 0 h]; 2.8.51 Register D2 h (offset = D2 h) [reset = 0 h]; 2.8.52 Register D3 h (offset = D3 h) [reset = 0 h]; 2.8.53 Register D4 h (offset = D4 h) [reset = 0 h]

www.ti.com Macro Register Map
555
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.8.50 Register D1h (offset = D1h) [reset = 0h]
Figure 2-981. Register D1h
7 6 5 4 3 2 1 0
MACRO_OPERAND_REG12[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-989. Register D1 Field Descriptions
Bit Field Type Reset Description
7-0
MACRO_OPERAN
D_REG12[15:8]
R/W 0h
Macro operand register # 12. Interpretation of the operand(s)
in this register are dependent on MACRO_OPCODE
2.8.51 Register D2h (offset = D2h) [reset = 0h]
Figure 2-982. Register D2h
7 6 5 4 3 2 1 0
MACRO_OPERAND_REG12[23:16]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-990. Register D2 Field Descriptions
Bit Field Type Reset Description
7-0
MACRO_OPERAN
D_REG12[23:16]
R/W 0h
Macro operand register # 12. Interpretation of the operand(s)
in this register are dependent on MACRO_OPCODE
2.8.52 Register D3h (offset = D3h) [reset = 0h]
Figure 2-983. Register D3h
7 6 5 4 3 2 1 0
MACRO_OPERAND_REG12[31:24]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-991. Register D3 Field Descriptions
Bit Field Type Reset Description
7-0
MACRO_OPERAN
D_REG12[31:24]
R/W 0h
Macro operand register # 12. Interpretation of the operand(s)
in this register are dependent on MACRO_OPCODE
2.8.53 Register D4h (offset = D4h) [reset = 0h]
Figure 2-984. Register D4h
7 6 5 4 3 2 1 0
MACRO_OPERAND_REG13[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset