RX Top Register Map
www.ti.com
814
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.347 Register 56Fh (offset = 56Fh) [reset = 0h]
Figure 2-1759. Register 56Fh
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
25[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1772. Register 56F Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE25[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 25 in case of External
LNA Control , Phase for DVGA Index 25 in case of External
DVGA control
2.13.348 Register 570h (offset = 570h) [reset = 0h]
Figure 2-1760. Register 570h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE26[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1773. Register 570 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND0_
LNA_PHASE26[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 26 in case of External
LNA Control , Phase for DVGA Index 26 in case of External
DVGA control
2.13.349 Register 571h (offset = 571h) [reset = 0h]
Figure 2-1761. Register 571h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
26[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1774. Register 571 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE26[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 26 in case of External
LNA Control , Phase for DVGA Index 26 in case of External
DVGA control
2.13.350 Register 572h (offset = 572h) [reset = 0h]
Figure 2-1762. Register 572h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE27[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset