www.ti.com
RX Top Register Map
755
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.144 Register 49Fh (offset = 49Fh) [reset = 0h]
Figure 2-1556. Register 49Fh
7 6 5 4 3 2 1 0
RX_AGC_DEF_DVGA_ATTN
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1569. Register 49F Field Descriptions
Bit Field Type Reset Description
5-0
RX_AGC_DEF_DV
GA_ATTN
R/W 0h
Default Dvga Attn. value when "rx_agc_internal_en" is 0 and
hence it will be starting value when the AGC is enabled
2.13.145 Register 4A0h (offset = 4A0h) [reset = 32h]
Figure 2-1557. Register 4A0h
7 6 5 4 3 2 1 0
RX_AGC_MAX_ATTN
R/W-32h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1570. Register 4A0 Field Descriptions
Bit Field Type Reset Description
5-0
RX_AGC_MAX_AT
TN
R/W 32h Max attenuation DSA can go to. Resolution is 0.5 dB.
2.13.146 Register 4A1h (offset = 4A1h) [reset = 0h]
Figure 2-1558. Register 4A1h
7 6 5 4 3 2 1 0
RX_AGC_MIN_ATTN
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1571. Register 4A1 Field Descriptions
Bit Field Type Reset Description
5-0
RX_AGC_MIN_AT
TN
R/W 0h Min attenuation DSA can go to. Resolution is 0.5 dB.
2.13.147 Register 4A2h (offset = 4A2h) [reset = 3Eh]
Figure 2-1559. Register 4A2h
7 6 5 4 3 2 1 0
RX_AGC_MAX_DVGA_ATTN
R/W-3Eh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset