www.ti.com
JESD_SUBCHIP Register Map
255
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-231. Register 1A6 Field Descriptions
Bit Field Type Reset Description
7-0 SPARE_IN[23:16] R 0h spare registers in
2.3.188 Register 1A7h (offset = 1A7h) [reset = 0h]
Figure 2-229. Register 1A7h
7 6 5 4 3 2 1 0
SPARE_IN[31:24]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-232. Register 1A7 Field Descriptions
Bit Field Type Reset Description
7-0 SPARE_IN[31:24] R 0h spare registers in
To Next Page
Loading...
Need help?
General
