Texas Instruments AFE79 Series - 2.16.349 Register 4 D8 h (offset = 4 D8 h) [reset = 1 h]; 2.16.350 Register 4 DBh (offset = 4 DBh) [reset = 0 h]

IO Wrap Register Map www.ti.com
1110
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-2627. Register 4D7 Field Descriptions
Bit Field Type Reset Description
3-1
ACTIV_BIR_DIR_C
TRL_GPIO_53
R/W 0h
Control to indicate whether the GPIO_53 needs dynamic
ouptu t enabling.
0 to 3 --> Static direction
4 --> Use the IO for 3 pin SPI B2 SDIO.
5 --> Use the IO for 4 pin SPI B2 SDO
6 --> Use the IO for 3 pin SPI B1 SDIO.
7 --> use the IO for 4 pin SPI B1 SDO.
0-0 reserved R/W 0h
2.16.349 Register 4D8h (offset = 4D8h) [reset = 1h]
Figure 2-2612. Register 4D8h
7 6 5 4 3 2 1 0
reserved reserved BUF_DIR_CTRL_GPIO_54
R/W-0h R/W-0h R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2628. Register 4D8 Field Descriptions
Bit Field Type Reset Description
7-5 reserved R/W 0h
4-2 reserved R/W 0h
1-0
BUF_DIR_CTRL_G
PIO_54
R/W 1h
Controls the direction of GPIO
0 both input and output are not selected.. can be used for
analog
1 input mode
2 output mode
3 shouldnt be used
2.16.350 Register 4DBh (offset = 4DBh) [reset = 0h]
Figure 2-2613. Register 4DBh
7 6 5 4 3 2 1 0
ACTIV_BIR_DIR_CTRL_GPIO_54 reserved
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2629. Register 4DB Field Descriptions
Bit Field Type Reset Description
3-1
ACTIV_BIR_DIR_C
TRL_GPIO_54
R/W 0h
Control to indicate whether the GPIO_54 needs dynamic
ouptu t enabling.
0 to 3 --> Static direction
4 --> Use the IO for 3 pin SPI B2 SDIO.
5 --> Use the IO for 4 pin SPI B2 SDO
6 --> Use the IO for 3 pin SPI B1 SDIO.
7 --> use the IO for 4 pin SPI B1 SDO.
0-0 reserved R/W 0h