www.ti.com
ADC JESD Register Map
447
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-680. Register 105 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SYNC_ERR
_CNT_LANE1
R 0h
Register is relevant for JESD-B
Number of sync toggles after init_state removal for STX2/6
2.5.180 Register 106h (offset = 106h) [reset = 0h]
Figure 2-676. Register 106h
7 6 5 4 3 2 1 0
JESD_SYNC_ERR_CNT_LANE2
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-681. Register 106 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SYNC_ERR
_CNT_LANE2
R 0h
Register is relevant for JESD-B
Number of sync toggles after init_state removal for STX3/7
2.5.181 Register 107h (offset = 107h) [reset = 0h]
Figure 2-677. Register 107h
7 6 5 4 3 2 1 0
JESD_SYNC_ERR_CNT_LANE3
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-682. Register 107 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SYNC_ERR
_CNT_LANE3
R 0h
Register is relevant for JESD-B
Number of sync toggles after init_state removal for STX4/8
2.5.182 Register 108h (offset = 108h) [reset = 0h]
Figure 2-678. Register 108h
7 6 5 4 3 2 1 0
0 0 0 0 0 0 HOLD_JESD_S
YNC_ERR
HOLD_JESD_S
TATE
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-683. Register 108 Field Descriptions
Bit Field Type Reset Description
7-2 0 R/W 0h Must read or write 0
1-1
HOLD_JESD_SYN
C_ERR
R/W 0h When 1'b1 the sync error count update is stopped and capture
0-0
HOLD_JESD_STA
TE
R/W 0h
When 1'b1 the jesd status status update is stopped and
captured
To Next Page
Loading...
Need help?
General
