IO Wrap Register Map
www.ti.com
1140
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.428 Register 835h (offset = 835h) [reset = 2h]
Figure 2-2691. Register 835h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXAB_DSA
_GAINLEN
OVR_INTPI_R
XAB_DSA_GAI
NLEN
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2707. Register 835 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXAB_DSA_GAIN
LEN
R/W 1h
control to select whether the input function
intpi_rxab_dsa_gainlen needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXAB
_DSA_GAINLEN
R/W 0h
override value for ovr_sel_intpi_rxab_dsa_gainlen is made
high
2.16.429 Register 838h (offset = 838h) [reset = 0h]
Figure 2-2692. Register 838h
7 6 5 4 3 2 1 0
SEL_INTPI_RXCD_DSA_GAIN_
0
POL_INTPI_RX
CD_DSA_GAIN
_0
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2708. Register 838 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RXCD
_DSA_GAIN_0
R/W 0h
select control for intpi_rxcd_dsa_gain_0. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RXCD
_DSA_GAIN_0
R/W 0h
polarity control for intpi_rxcd_dsa_gain_0. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.430 Register 839h (offset = 839h) [reset = 2h]
Figure 2-2693. Register 839h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXCD_DSA
_GAIN_0
OVR_INTPI_R
XCD_DSA_GAI
N_0
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2709. Register 839 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXCD_DSA_GAIN
_0
R/W 1h
control to select whether the input function
intpi_rxcd_dsa_gain_0 needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXCD
_DSA_GAIN_0
R/W 0h override value for ovr_sel_intpi_rxcd_dsa_gain_0 is made high