Texas Instruments AFE79 Series - 2.16.407 Register 70 Ch (offset = 70 Ch) [reset = 0 h]; 2.16.408 Register 70 Dh (offset = 70 Dh) [reset = 2 h]; 2.16.409 Register 800 h (offset = 800 h) [reset = 0 h]

www.ti.com IO Wrap Register Map
1133
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.407 Register 70Ch (offset = 70Ch) [reset = 0h]
Figure 2-2670. Register 70Ch
7 6 5 4 3 2 1 0
POL_INTBIPO_
SPIB2_SDO
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2686. Register 70C Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTBIPO_SPI
B2_SDO
R/W 0h
polarity control for intbipo_spib2_sdo . 0 indicates pass
through from GPIO when selected, 1 indicates inverted signal
2.16.408 Register 70Dh (offset = 70Dh) [reset = 2h]
Figure 2-2671. Register 70Dh
7 6 5 4 3 2 1 0
OVR_SEL_INT
BIPO_SPIB2_S
DO
OVR_INTBIPO
_SPIB2_SDO
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2687. Register 70D Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTBIP
O_SPIB2_SDO
R/W 1h
control to select whether the input function intbipo_spib2_sdo
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTBIPO_SP
IB2_SDO
R/W 0h
override value for intbipo_spib2_sdo when
ovr_sel_intbipo_spib2_sdo is made high
2.16.409 Register 800h (offset = 800h) [reset = 0h]
Figure 2-2672. Register 800h
7 6 5 4 3 2 1 0
SEL_INTPI_SPIB2_CS_N POL_INTPI_SP
IB2_CS_N
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2688. Register 800 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_SPIB2
_CS_N
R/W 0h
select control for intpi_spib2_cs_n. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_SPIB2
_CS_N
R/W 0h
polarity control for intpi_spib2_cs_n. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal