t
d
(Data)
SDEN\
SCLK
SDIO
SDO
Data n Data n-1
t
S
(SDEN\)
t
S
(SDIO)
t
H
(SDIO)
t
SCLK
SDEN\
SCLK
SDIO
SDEN\
SDI
SDO
A15 A14 A13 A2 A1 A0
1 432
1514 16
17 232221201918 24
SCLK
Addr N
Addr N+1 (ascending), Addr N-1 (descending)
D7 D1D2D3D4D5D6 D0 D7 D1D2D3D4D5D6 D0
25 313029282726 32
R/W
SDEN\
SDI
SDO
A15 A14 A13 A2 A1 A0 D7 D1D2D3D4D5D6 D0
1 432
1514 16
17 232221201918 24
D7 D1D2D3D4D5D6 D0
SCLK
Addr N
Addr N+1 (ascending), Addr N-1 (descending)
25 313029282726 32
R/W
www.ti.com
Appendix A
1267
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Appendix: SPI Interface
Figure A-3. SPI Streaming Write Example
Figure A-4. SPI Streaming Read Example
Figure A-5. SPI Write Timing Diagram
Figure A-6. SPI Read Timing Diagram