www.ti.com
DAC JESD Register Map
259
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-233. DAC JESD Register Map (continued)
ADDRESS (Hex) D7 D6 D5 D4 D3 D2 D1 D0
B1h JESDC_CMD_DATA[15:8]
B2h JESDC_CMD_DATA[17:16]
B3h LANE_TEST_MODE
B4h
LINK1_MAPPER
_TX4_I1_Q0_S
WAP_EN
LINK1_MAPPER
_TX3_I1_Q0_S
WAP_EN
LINK1_MAPPER
_TX2_I1_Q0_S
WAP_EN
LINK1_MAPPER
_TX1_I1_Q0_S
WAP_EN
LINK0_MAPPER
_TX4_I1_Q0_S
WAP_EN
LINK0_MAPPER
_TX3_I1_Q0_S
WAP_EN
LINK0_MAPPER
_TX2_I1_Q0_S
WAP_EN
LINK0_MAPPER
_TX1_I1_Q0_S
WAP_EN
B6h
MUX_OVR_FOR
_DUC_CLK
MUX_SEL_FOR
_DUC_TXA_TO_
TXB_CLK
SHORTTEST_E
NA
B7h TX_JESD_RAMPTEST_INCR TX_JESD_TEST_SIG_GEN_MODE
B8h JESD_SHORTTEST_INPUT0[7:0]
B9h JESD_SHORTTEST_INPUT0[15:8]
BAh JESD_SHORTTEST_INPUT1[7:0]
BBh JESD_SHORTTEST_INPUT1[15:8]
BCh JESD_SHORTTEST_INPUT2[7:0]
BDh JESD_SHORTTEST_INPUT2[15:8]
BEh JESD_SHORTTEST_INPUT3[7:0]
BFh JESD_SHORTTEST_INPUT3[15:8]
C0h JESD_SHORTTEST_INPUT4[7:0]
C1h JESD_SHORTTEST_INPUT4[15:8]
C2h JESD_SHORTTEST_INPUT5[7:0]
C3h JESD_SHORTTEST_INPUT5[15:8]
C4h JESD_SHORTTEST_INPUT6[7:0]
C5h JESD_SHORTTEST_INPUT6[15:8]
C6h JESD_SHORTTEST_INPUT7[7:0]
C7h JESD_SHORTTEST_INPUT7[15:8]
C8h JESD_SHORTTEST_INPUT8[7:0]
C9h JESD_SHORTTEST_INPUT8[15:8]
CAh JESD_SHORTTEST_INPUT9[7:0]
CBh JESD_SHORTTEST_INPUT9[15:8]
CCh JESD_SHORTTEST_INPUT10[7:0]
CDh JESD_SHORTTEST_INPUT10[15:8]
CEh JESD_SHORTTEST_INPUT11[7:0]
CFh JESD_SHORTTEST_INPUT11[15:8]
D0h JESD_SHORTTEST_INPUT12[7:0]
D1h JESD_SHORTTEST_INPUT12[15:8]
D2h JESD_SHORTTEST_INPUT13[7:0]
D3h JESD_SHORTTEST_INPUT13[15:8]
D4h JESD_SHORTTEST_INPUT14[7:0]
D5h JESD_SHORTTEST_INPUT14[15:8]
D6h JESD_SHORTTEST_INPUT15[7:0]
D7h JESD_SHORTTEST_INPUT15[15:8]
E8h CLEAR_EMB_ALIGN_LOCK_FLAG CLEAR_COMMA_ALIGN_LOCK_FLAG
E9h CLEAR_SERDES_RXBCLK_FLAG CLEAR_VALID_DATA_OUT_FLAG
EAh CLEAR_TX_DAC_SYSREF_FLAG CLEAR_TX_DAC_CLK_FLAG
EBh CLEAR_JESD_SYSREF_FLAG CLEAR_JESD_CLK_FLAG
ECh CLEAR_JESD_SYSREF_DIV2_FLAG CLEAR_JESD_CLK_DIV2_FLAG
EDh CLEAR_DUC_SYSREF_FLAG CLEAR_DUC_CLK_FLAG
EEh EMB_ALIGN_LOCK_FLAG COMMA_ALIGN_LOCK_FLAG
EFh SERDES_RXBCLK_FLAG VALID_DATA_OUT_FLAG
F0h TX_DAC_SYSREF_FLAG TX_DAC_CLK_FLAG
F1h JESD_SYSREF_TX1_FLAG JESD_CLK_TX1_FLAG
F2h JESD_SYSREF_DIV2_TX1_FLAG JESD_CLK_DIV2_TX1_FLAG
F3h DUC_SYSREF_TX1_FLAG DUC_CLK_TX1_FLAG
F4h JESD_SYSREF_TX2_FLAG JESD_CLK_TX2_FLAG
F5h JESD_SYSREF_DIV2_TX2_FLAG JESD_CLK_DIV2_TX2_FLAG
F6h DUC_SYSREF_TX2_FLAG DUC_CLK_TX2_FLAG