EasyManuals Logo

Analog Devices SHARC ADSP-214 Series User Manual

Analog Devices SHARC ADSP-214 Series
1192 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1088 background imageLoading...
Page #1088 background image
Peripherals Routed Through the DPI
A-262 ADSP-214xx SHARC Processor Hardware Reference
4 (W1C) TWIRERR Buffer Read Error.
0 = The current master transmit has not detected a buffer read
error.
1 = The current master transfer was aborted due to a transmit buf-
fer read error. At the time data was required by the transmit shift
register, the buffer was empty.
5 (W1C) TWIWERR Buffer Write Error.
0 = The current master receive has not detected a receive buffer
write error.
1 = The current master transfer was aborted due to a receive buffer
write error. The receive buffer and receive shift register were both
full at the same time.
6TWISDASEN Serial Data Sense. For use when direct sensing of the serial data
line is required. The register value is delayed due to the input filter
(nominally 50 ns). Normal master and slave mode operation
should not require this feature.
0 = An inactive “one” is currently being sensed on serial data line.
1 = An active “zero” is currently being sensed on serial data line.
The source of the active driver is not known and can be internal or
external.
7TWISCLSEN Serial Clock Sense. For use when direct sensing of the serial clock
line is required. The register value is delayed due to the input filter
(nominally 50 ns). Normal master and slave mode operation
should not require this feature.
0 = An inactive “one” is currently being sensed on SCLK.
1 = An active “zero” is currently being sensed on SCLK. The
source of the active driver is not known and can be internal or
external.
8TWIBUSY Bus Busy. Indicates whether the bus is currently busy or free. This
indication applies to all devices. Upon a START condition, setting
the register value is delayed due to the input filtering. Upon a
STOP condition, clearing the register value occurs after time t
BUF
.
0 = The bus is free. The clock and data bus signals have been inac-
tive for the appropriate bus free time.
1 = The bus is busy. Clock and/or data activity has been detected.
Table A-141. TWIMSTAT Register Bit Descriptions (RO) (Cont’d)
Bit Name Description
www.BDTIC.com/ADI

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Analog Devices SHARC ADSP-214 Series and is the answer not in the manual?

Analog Devices SHARC ADSP-214 Series Specifications

General IconGeneral
BrandAnalog Devices
ModelSHARC ADSP-214 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals