ADSP-214xx SHARC Processor Hardware Reference 3-1
3 EXTERNAL PORT
The external memory interface provides a glueless interface to external
memories. The asynchronous memory interface and the SDRAM/DDR2
memory that interfaces to the external port is clocked by the SDRAM or
DDR2 clock. The interface specifications are shown in Table 3-1.
Table 3-1. External Port Specifications
Feature AMI SDRAM Interface DDR2 Interface
Connectivity
Multiplexed Pinout Yes (External Port) Yes (External Port) No
SRU DAI Required No No No
SRU DAI Default Routing N/A N/A N/A
SRU2 DPI Required No No No
SRU2 DPI Default Routing N/A N/A N/A
Interrupt Control Yes Yes Yes
Protocol
Master Capable Yes Yes Yes
Slave Capable No No No
Transmission Simplex Yes Yes Yes
Transmission Half-Duplex Yes Yes Yes
Transmission Full-Duplex No No No
Access Type
Data Buffer Yes Yes Yes
Core Data Access Yes Yes Yes
To Next Page
Loading...
Need help?
General
