Analog Devices SHARC ADSP-214 Series - Page 1110

Register Listing
A-284 ADSP-214xx SHARC Processor Hardware Reference
CPSPIB 0x2883 Points to Next DMA Parameters 0x0
SPIDMACB 0x2884 SPIB DMA Control 0x0
Timer Registers
TM0STAT 0x1400 GP Timer 0 Status 0x0
TM0CTL 0x1401 GP Timer 0 Control 0x0
TM0CNT 0x1402 GP Timer 0 Count 0x0
TM0PRD 0x1403 GP Timer 0 Period 0x0
TM0W 0x1404 GP Timer 0 Width 0x0
TM1STAT 0x1408 GP Timer 1 Status 0x0
TM1CTL 0x1409 GP Timer 1 Control 0x0
TM1CNT 0x140A GP Timer 1 Count 0x0
TM1PRD 0x140B GP Timer 1 Period 0x0
TM1W 0x140C GP Timer 1 Width 0x0
SRU DAI Routing Registers
SRU_CLK0 0x2430 SRU Clock Control 0 0x2526 30C2
SRU_CLK1 0x2431 SRU Clock Control 1 0x3DEF 7BDE
SRU_CLK2 0x2432 SRU Clock Control 2 0x3DEF 7BDE
SRU_CLK3 0x2433 SRU Clock Control 3 0x3DEF 7BDE
SRU_CLK4 0x2434 SRU Clock Control 4 0x3DEF 7BDE
SRU_CLK5 0x2435 SRU Clock Control 5 0x3DEF 7BDE
SRU_DAT0 0x2440 SRU Data Control 0 0x0814 4040
SRU_DAT1 0x2441 SRU Data Control 1 0x0F38 B289
SRU_DAT2 0x2442 SRU Data Control 2 0x0000 0450
SRU_DAT3 0x2443 SRU Data Control 3 0x0
SRU_DAT4 0x2444 SRU Data Control 4 0x0
SRU_DAT5 0x2445 SRU Data Control 5 0x0
SRU_DAT6 0x2446 SRU Data Control 6 0x00FB EFBE
Register Mnemonic Address Description Reset
www.BDTIC.com/ADI