Analog Devices SHARC ADSP-214 Series

Contents
vi ADSP-214xx SHARC Processor Hardware Reference
TCB Memory Storage ....................................................... 2-32
Chain Assignment ............................................................ 2-33
Starting Chain Loading .................................................... 2-34
TCB Chain Loading Priority ............................................. 2-35
Chain Insert Mode (SPORTs Only) .................................. 2-36
Fixed DMA Channel Arbitration ........................................... 2-36
Peripheral DMA Bus ......................................................... 2-42
External Port DMA Bus .................................................... 2-43
SPORT/External Port DMA Bus ....................................... 2-43
Rotating DMA Channel Arbitration ...................................... 2-44
Rotating Priority by Group ............................................... 2-44
Interrupts ................................................................................... 2-45
Sources ................................................................................. 2-45
Unchained DMA Interrupts .............................................. 2-45
Chained DMA Interrupts ................................................. 2-46
Transfer Completion Types .................................................... 2-46
Internal Transfer Completion ............................................ 2-47
Access Completion ........................................................... 2-47
Core Single Word Transfer Interrupts .................................... 2-47
Interrupt Versus Channel Priorities ........................................ 2-48
Debug Features ........................................................................... 2-49
Emulation Considerations ..................................................... 2-49
Effect Latency ............................................................................ 2-49
Write Effect Latency ............................................................. 2-49
www.BDTIC.com/ADI