Analog Devices SHARC ADSP-214 Series

Peripheral Registers
A-84 ADSP-214xx SHARC Processor Hardware Reference
6FIR_MACMRZ1Multiplier Result Zero. Set if multiplier 1 results is zero.
7 FIR_MACMRI1 Multiplier Result Infinity. Set if multiplier 1 results is infinity.
8FIR_MACMINV1Multiply Invalid. Set if multiplier 1 multiply operation is
invalid.
9FIR_MACARZ1Adder Result Zero. Set if a adder 1 results is zero.
10 FIR_MACARI1 Adder Result Infinity. Set if adder 1 results is infinity. Indi-
cates overflow in fixed-point mode.
11 FIR_MACAINV1 Addition Invalid. Set if a adder 1 addition is invalid.
12 FIR_MACMRZ2 Multiplier Result Zero. Set if multiplier 2 results is zero.
13 FIR_MACMRI2 Multiplier Result Infinity. Set if multiplier 2 results is infinity.
14 FIR_MACMINV2 Multiply Invalid. Set if multiplier 2 multiply operation is
invalid.
15 FIR_MACARZ2 Adder Result Zero. Set if a adder 2 results is zero.
16 FIR_MACARI2 Adder Result Infinity. Set if adder 2 results is infinity. Indi-
cates overflow in fixed-point mode.
17 FIR_MACAINV2 Addition Invalid. Set if a adder 2 addition is invalid.
18 FIR_MACMRZ3 Multiplier Result Zero. Set if multiplier 3 results is zero.
19 FIR_MACMRI3 Multiplier Result Infinity. Set if multiplier 3 results is infinity.
20 FIR_MACMINV3 Multiply Invalid. Set if multiplier 3 multiply operation is
invalid.
21 FIR_MACARZ3 Adder Result Zero. Set if a adder 3 results is zero.
22 FIR_MACARI3 Adder Result Infinity. Set if adder 3 results is infinity. Indi-
cates overflow in fixed-point mode.
23 FIR_MACAINV3 Addition Invalid. Set if a adder 3 addition is invalid.
31–24 Reserved
Table A-49. FIRMACSTAT Register Bit Descriptions (RO) (Cont’d)
Bits Name Description
www.BDTIC.com/ADI