Analog Devices SHARC ADSP-214 Series - Page 29

ADSP-214xx SHARC Processor Hardware Reference xxix
Contents
Frame Sync Delay (MFD) ............................................... 10-33
Transmit Data Valid Signal .............................................. 10-33
Transmit Data Valid Output ........................................ 10-34
Timing Control Bits ........................................................ 10-35
Number of Channels (NCH) ........................................... 10-35
Active Channel Selection Registers .................................. 10-36
Companding Selection .................................................... 10-36
Companding Limitations (ADSP-2146x) ......................... 10-37
Packed Mode ....................................................................... 10-37
Clocking Options ........................................................... 10-38
Frame Sync Options ........................................................ 10-38
Timing Control Bits ........................................................ 10-39
Data Transfers ........................................................................... 10-39
Data Buffers ........................................................................ 10-40
Transmit Buffers (TXSPxA/B) ......................................... 10-40
Receive Buffers (RXSPxA/B) ........................................... 10-41
Buffer Status .................................................................. 10-41
Data Buffer Packing ............................................................ 10-42
Core Transfers ..................................................................... 10-43
Single Word Transfers ..................................................... 10-43
Frame Sync Generation ................................................... 10-44
Internal Memory DMA Transfers ......................................... 10-44
External Memory DMA Transfers ........................................ 10-45
Standard DMA .................................................................... 10-46
www.BDTIC.com/ADI