EasyManua.ls Logo

Analog Devices SHARC ADSP-214 Series - Page 1186

Analog Devices SHARC ADSP-214 Series
1192 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Index
I-28 ADSP-214xx SHARC Processor Hardware Reference
SRC
block diagram, 12-6
clocking, 12-11, C-7
control (SRCCTLx) register, A-185
frame sync signal, 12-4
interrupts, 12-16
mute (SRCMUTE) register, A-189
ratio (SRCRAT) register, A-189
right justified mode, 12-14
right-justified mode, 12-9
right-justified mode, timing, 12-9
time division multiplexing mode, 12-11,
12-14, C-8
SRC bits
auto mute (SRC0_AUTO_MUTE),
A-185
bypass (SRC0_BYPASS), A-186
de-emphasis (SRC0_DEEMPHASIS),
A-186
dither select (SRC0_DITHER), A-186
enable (SRC0_ENABLE), A-187
hard mute (SRC0_HARD_MUTE),
A-185
matched phase select
(SRC0_MPHASE), A-187, A-189
serial input format (SRC0_SMODEIN),
A-186
serial output format
(SRC0_SMODEOUT), A-186
soft mute (SRC0_SOFTMUTE), A-186
word length, output (SRC0_LENOUT),
A-187
SRU
bidirectional pin buffer, 9-14
buffers, 9-14
connecting peripherals with, 9-16
connecting through, 9-20
frame sync routing control (SRU_FSx)
registers, A-128
group A (clock) signals, 9-24, A-218
SRU (continued)
group E (miscellaneous) signals, A-138 to
A-140
inputs, 9-16
outputs, 9-16
register use of, 9-20
serial ports and, 10-5
signal groups, 9-18, 9-18 to 9-19
signal groups, defined, 9-16, 9-17
signal sources, clock, A-118
signal sources, frame sync, A-128
signal sources, miscellaneous,
A-138
signal sources, pin
signal, A-132
SPORT signal connections, 10-5
SRU2
group B (pin assignment) signals, A-223
group C (pin enable) signals, A-226
SRU registers
clock (SRU_CLKx), A-118
frame sync (SRU_FSx), A-128
miscellaneous (SRU_EXT_MISCx),
A-138
pin assignment (SRU_PINx) registers
(group D), A-132
pin enable (SRU_PINENx) registers,
A-141, A-145
pin signal (SRU_PINx), A-132
SRU_DATx (SRU data) registers, A-123
SRU_EXT_MISCx (SRU external
miscellaneous) registers, A-138
SRU_FSx (SRU frame sync routing
control) registers, A-128
SRU_PINENx (SRU pin buffer enable)
registers, A-141, A-145
SRU_PINGx_STAT (ping-pong DMA
status) register, A-182, A-183
SRU_PINx (pin signal assignment)
registers, A-132
standard DSP serial mode, 10-25, C-2
www.BDTIC.com/ADI

Table of Contents

Related product manuals