Touchscreen Controller Registers
www.ti.com
12.5.1.52 FIFO0THRESHOLD Register (offset = E8h) [reset = 0h]
FIFO0THRESHOLD is shown in Figure 12-56 and described in Table 12-56.
FIFO0 Threshold trigger@TSC_ADC_SS_FIFO0 Threshold Level Register
Figure 12-56. FIFO0THRESHOLD Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved FIFO0_threshold_Level
R-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 12-56. FIFO0THRESHOLD Register Field Descriptions
Bit Field Type Reset Description
31-6 Reserved R 0h
5-0 FIFO0_threshold_Level R/W 0h
Program the desired FIFO0 data sample level to reach before
generating interrupt to CPU (program to value minus 1)
1090
Touchscreen Controller SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
