www.ti.com
McASP Registers
22.4.1.36 Transmitter DMA Event Control Register (XEVTCTL)
The transmitter DMA event control register (XEVTCTL) contains a disable bit for the transmit DMA event.
The XEVTCTL is shown in Figure 22-74 and described in Table 22-47.
NOTE: Device-specific registers
Accessing REVTCTL not implemented on a specific device may cause improper device
operation.
Figure 22-74. Transmitter DMA Event Control Register (XEVTCTL)
31 16
Reserved
R-0
15 1 0
Reserved XDATDMA
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22-47. Transmitter DMA Event Control Register (XEVTCTL) Field Descriptions
Bit Field Value Description
31-1 Reserved 0 Reserved. The reserved bit location always returns the default value. A value written to this field has no
effect. If writing to this field, always write the default value for future device compatibility.
0 XDATDMA Transmit data DMA request enable bit. If writing to this bit, always write the default value of 0.
0 Transmit data DMA request is enabled.
1 Reserved
3873
SPRUH73H–October 2011–Revised April 2013 Multichannel Audio Serial Port (McASP)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
