EasyManuals Logo

Texas Instruments AM335 Series Technical Reference Manual

Texas Instruments AM335 Series
4161 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #861 background imageLoading...
Page #861 background image
www.ti.com
CONTROL_MODULE Registers
9.3.92 ddr_data1_ioctrl Register (offset = 1444h) [reset = 0h]
ddr_data1_ioctrl is shown in Figure 9-95 and described in Table 9-102.
Figure 9-95. ddr_data1_ioctrl Register
31 30 29 28 27 26 25 24
Reserved io_config_wd1_dqs io_config_wd1_dm io_config_wd1_dq
R-0h R/W-0h R/W-0h R/W-0h
23 22 21 20 19 18 17 16
io_config_wd1_dq io_config_wd0_dqs io_config_wd0_dm io_config_wd0_dq
R/W-0h R/W-0h R/W-0h R/W-0h
15 14 13 12 11 10 9 8
io_config_wd0_dq io_config_sr_clk
R/W-0h R/W-0h
7 6 5 4 3 2 1 0
io_config_i_clk io_config_sr io_config_i
R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 9-102. ddr_data1_ioctrl Register Field Descriptions
Bit Field Type Reset Description
31-30 Reserved R 0h
29 io_config_wd1_dqs R/W 0h Input that selects pullup or pulldown for DDR_DQS1 and
DDR_DQSn1.
Used with io_config_wd0_dqs to define pullup/pulldown according to
the following:
WD1:WD0
00b: Pullup/Pulldown disabled for both DDR_DQS1 and
DDR_DQSn1
01b: Enable weak pullup for DDR_DQS1 and weak pulldown for
DDR_DQSn1
10b: Enable weak pulldown for DDR_DQS1 and weak pullup for
DDR_DQSn1
11b: Weak keeper enabled for both DDR_DQS1 and DDR_DQSn1
28 io_config_wd1_dm R/W 0h Input that selects pullup or pulldown for DM.
Used with io_config_wd0_dm to define pullup/pulldown according to
the following:
WD1:WD0
00: Pullup/Pulldown disabled
01: Weak pullup enabled
10: Weak pulldown enabled
11: Weak keeper enabled
27-20 io_config_wd1_dq R/W 0h Input that selects pullup or pulldown for DQ.
There are 2 bits per IO: io_config_wd1_dq and io_config_wd0_dq.
For example:
macro pin 0: WD1 is bit 20, WD0 is bit 10
macro pin 1: WD1 is bit 21, WD0 is bit 11
...
macro pin 7: WD1 is bit 27, WD0 is bit 17
See the DDR PHY to IO Pin Mapping table in the Control Module
Functional Description section for a mapping of macro bits to I/Os.
WD1:WD0
00: Pullup/Pulldown disabled
01: Weak pullup enabled
10: Weak pulldown enabled
11: Weak keeper enabled
861
SPRUH73HOctober 2011Revised April 2013 Control Module
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments AM335 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AM335 Series and is the answer not in the manual?

Texas Instruments AM335 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAM335 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals