www.ti.com
Ethernet Subsystem Registers
14.5.6.13 P0_RX_DSCP_PRI_MAP4 Register (offset = 40h) [reset = 0h]
P0_RX_DSCP_PRI_MAP4 is shown in Figure 14-133 and described in Table 14-148.
CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 4
Figure 14-133. P0_RX_DSCP_PRI_MAP4 Register
31 30 29 28 27 26 25 24
Reserved PRI39 Reserved PRI38
R/W-0h R/W-0h
23 22 21 20 19 18 17 16
Reserved PRI37 Reserved PRI36
R/W-0h R/W-0h
15 14 13 12 11 10 9 8
Reserved PRI35 Reserved PRI34
R/W-0h R/W-0h
7 6 5 4 3 2 1 0
Reserved PRI33 Reserved PRI32
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-148. P0_RX_DSCP_PRI_MAP4 Register Field Descriptions
Bit Field Type Reset Description
30-28 PRI39 R/W 0h Priority
39 - A packet TOS of 0d39 is mapped to this received packet
priority.
26-24 PRI38 R/W 0h Priority
38 - A packet TOS of 0d38 is mapped to this received packet
priority.
22-20 PRI37 R/W 0h Priority
37 - A packet TOS of 0d37 is mapped to this received packet
priority.
18-16 PRI36 R/W 0h Priority
36 - A packet TOS of 0d36 is mapped to this received packet
priority.
14-12 PRI35 R/W 0h Priority
35 - A packet TOS of 0d35 is mapped to this received packet
priority.
10-8 PRI34 R/W 0h Priority
34 - A packet TOS of 0d34 is mapped to this received packet
priority.
6-4 PRI33 R/W 0h Priority
33 - A packet TOS of 0d33 is mapped to this received packet
priority.
2-0 PRI32 R/W 0h Priority
32 - A packet TOS of 0d32 is mapped to this received packet
priority.
1369
SPRUH73H–October 2011–Revised April 2013 Ethernet Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
