EasyManua.ls Logo

Texas Instruments AM335 Series

Texas Instruments AM335 Series
4161 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
Ethernet Subsystem Registers
14.5.10.9 MDIO User Command Complete Interrupt Mask Set Register (MDIOUSERINTMASKSET)
The MDIO user command complete interrupt mask set register (MDIOUSERINTMASKSET) is shown in
Figure 14-240 and described in Table 14-259.
Figure 14-240. MDIO User Command Complete Interrupt Mask Set Register
(MDIOUSERINTMASKSET)
31 16
Reserved
R-0x0
15 2 1 0
Reserved USERINTMASKSET
R-0x0 RWC-0x0
LEGEND: RWC = Read/Write/Clear; R = Read only; -n = value after reset
Table 14-259. MDIO User Command Complete Interrupt Mask Set Register
(MDIOUSERINTMASKSET) Field Descriptions
Bit Field Value Description
31-2 Reserved 0 Reserved.
1-0 USERINTMASKSET 0-3h MDIO user interrupt mask set for USERINTMASKED, respectively. Writing a bit to 1 will
enable MDIO user command complete interrupts for that particular MDIOUSERACCESSn
register. MDIO user interrupt for a particular MDIOUSERACCESSn register is disabled if
the corresponding bit is 0. Writing a 0 to this register has no effect.
1479
SPRUH73HOctober 2011Revised April 2013 Ethernet Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments AM335 Series

Related product manuals