www.ti.com
Ethernet Subsystem Registers
14.5.2.28 RX_INTMASK_SET Register (offset = A8h) [reset = 0h]
RX_INTMASK_SET is shown in Figure 14-56 and described in Table 14-67.
CPDMA_INT RX INTERRUPT MASK SET REGISTER
Figure 14-56. RX_INTMASK_SET Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
RX7_THRESH_PEND RX6_THRESH_PEND RX5_THRESH_PEND RX4_THRESH_PEND RX3_THRESH_PEND RX2_THRESH_PEND RX1_THRESH_PEND RX0_THRESH_PEND
_MASK _MASK _MASK _MASK _MASK _MASK _MASK _MASK
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
7 6 5 4 3 2 1 0
RX7_PEND_MASK RX6_PEND_MASK RX5_PEND_MASK RX4_PEND_MASK RX3_PEND_MASK RX2_PEND_MASK RX1_PEND_MASK RX0_PEND_MASK
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-67. RX_INTMASK_SET Register Field Descriptions
Bit Field Type Reset Description
31-16 Reserved R 0h
15 RX7_THRESH_PEND_M R/W 0h RX Channel 7 Threshold Pending Int.
ASK Mask - Write one to enable Int.
14 RX6_THRESH_PEND_M R/W 0h RX Channel 6 Threshold Pending Int.
ASK Mask - Write one to enable Int.
13 RX5_THRESH_PEND_M R/W 0h RX Channel 5 Threshold Pending Int.
ASK Mask - Write one to enable Int.
12 RX4_THRESH_PEND_M R/W 0h RX Channel 4 Threshold Pending Int.
ASK Mask - Write one to enable Int.
11 RX3_THRESH_PEND_M R/W 0h RX Channel 3 Threshold Pending Int.
ASK Mask - Write one to enable Int.
10 RX2_THRESH_PEND_M R/W 0h RX Channel 2 Threshold Pending Int.
ASK Mask - Write one to enable Int.
9 RX1_THRESH_PEND_M R/W 0h RX Channel 1 Threshold Pending Int.
ASK Mask - Write one to enable Int.
8 RX0_THRESH_PEND_M R/W 0h RX Channel 0 Threshold Pending Int.
ASK Mask - Write one to enable Int.
7 RX7_PEND_MASK R/W 0h RX Channel 7 Pending Int.
Mask - Write one to enable Int.
6 RX6_PEND_MASK R/W 0h RX Channel 6 Pending Int.
Mask - Write one to enable Int.
5 RX5_PEND_MASK R/W 0h RX Channel 5 Pending Int.
Mask - Write one to enable Int.
4 RX4_PEND_MASK R/W 0h RX Channel 4 Pending Int.
Mask - Write one to enable Int.
3 RX3_PEND_MASK R/W 0h RX Channel 3 Pending Int.
Mask - Write one to enable Int.
2 RX2_PEND_MASK R/W 0h RX Channel 2 Pending Int.
Mask - Write one to enable Int.
1 RX1_PEND_MASK R/W 0h RX Channel 1 Pending Int.
Mask - Write one to enable Int.
0 RX0_PEND_MASK R/W 0h RX Channel 0 Pending Int.
Mask - Write one to enable Int.
1287
SPRUH73H–October 2011–Revised April 2013 Ethernet Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated