www.ti.com
Power, Reset, and Clock Management
8.1.12.2.22 CM_CLKSEL_DPLL_DISP Register (offset = 54h) [reset = 0h]
CM_CLKSEL_DPLL_DISP is shown in Figure 8-105 and described in Table 8-113.
This register provides controls over the DPLL.
Figure 8-105. CM_CLKSEL_DPLL_DISP Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
DPLL_BYP_CLKSEL Reserved DPLL_MULT
R/W-0h R-0h R/W-0h
15 14 13 12 11 10 9 8
DPLL_MULT
R/W-0h
7 6 5 4 3 2 1 0
Reserved DPLL_DIV
R-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-113. CM_CLKSEL_DPLL_DISP Register Field Descriptions
Bit Field Type Reset Description
31-24 Reserved R 0h
23 DPLL_BYP_CLKSEL R/W 0h
Select CLKINP or CLKINPULOW as bypass clock
0x0 = Sel0 : Selects CLKINP Clock as BYPASS Clock
0x1 = Sel1 : Selects CLKINPULOW as Bypass Clock
22-19 Reserved R 0h
18-8 DPLL_MULT R/W 0h DPLL multiplier factor (2 to 2047).
This register is automatically cleared to 0 when the DPLL_EN field in
the *CLKMODE_DPLL* register is set to select MN Bypass mode.
(equal to input M of DPLL
M=2 to
2047 => DPLL multiplies by M).
0x0 = 0 : Reserved
0x1 = 1 : Reserved
7 Reserved R 0h
6-0 DPLL_DIV R/W 0h DPLL divider factor (0 to 127) (equal to input N of DPLL
actual division factor is N+1).
637
SPRUH73H–October 2011–Revised April 2013 Power, Reset, and Clock Management (PRCM)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
