Ethernet Subsystem Registers
www.ti.com
14.5 Ethernet Subsystem Registers
14.5.1 CPSW_ALE Registers
Table 14-24 lists the memory-mapped registers for the CPSW_ALE. All register offset addresses not listed
in Table 14-24 should be considered as reserved locations and the register contents should not be
modified.
Table 14-24. CPSW_ALE REGISTERS
Offset Acronym Register Name Section
0h IDVER ADDRESS LOOKUP ENGINE ID/VERSION REGISTER Section 14.5.1.1
8h CONTROL ADDRESS LOOKUP ENGINE CONTROL REGISTER Section 14.5.1.2
10h PRESCALE ADDRESS LOOKUP ENGINE PRESCALE REGISTER Section 14.5.1.3
18h UNKNOWN_VLAN ADDRESS LOOKUP ENGINE UNKNOWN VLAN Section 14.5.1.4
REGISTER
20h TBLCTL ADDRESS LOOKUP ENGINE TABLE CONTROL Section 14.5.1.5
34h TBLW2 ADDRESS LOOKUP ENGINE TABLE WORD 2 Section 14.5.1.6
REGISTER
38h TBLW1 ADDRESS LOOKUP ENGINE TABLE WORD 1 Section 14.5.1.7
REGISTER
3Ch TBLW0 ADDRESS LOOKUP ENGINE TABLE WORD 0 Section 14.5.1.8
REGISTER
40h PORTCTL0 ADDRESS LOOKUP ENGINE PORT 0 CONTROL Section 14.5.1.9
REGISTER
44h PORTCTL1 ADDRESS LOOKUP ENGINE PORT 1 CONTROL Section 14.5.1.10
REGISTER
48h PORTCTL2 ADDRESS LOOKUP ENGINE PORT 2 CONTROL Section 14.5.1.11
REGISTER
4Ch PORTCTL3 ADDRESS LOOKUP ENGINE PORT 3 CONTROL Section 14.5.1.12
REGISTER
50h PORTCTL4 ADDRESS LOOKUP ENGINE PORT 4 CONTROL Section 14.5.1.13
REGISTER
54h PORTCTL5 ADDRESS LOOKUP ENGINE PORT 5 CONTROL Section 14.5.1.14
REGISTER
1240
Ethernet Subsystem SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated