www.ti.com
GPIO Registers
25.4.1.25 GPIO_CLEARDATAOUT Register (offset = 190h) [reset = 0h]
GPIO_CLEARDATAOUT is shown in Figure 25-31 and described in Table 25-30.
Writing a 1 to a bit in the GPIO_CLEARDATAOUT register clears to 0 the corresponding bit in the
GPIO_DATAOUT register; writing a 0 has no effect. A read of the GPIO_CLEARDATAOUT register
returns the value of the data output register (GPIO_DATAOUT).
Figure 25-31. GPIO_CLEARDATAOUT Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
INTLINE[n]
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 25-30. GPIO_CLEARDATAOUT Register Field Descriptions
Bit Field Type Reset Description
31-0 INTLINE[n] R/W 0h
Clear Data Output Register
0x0 = No effect
0x1 = Clear the corresponding bit in the GPIO_DATAOUT register.
4093
SPRUH73H–October 2011–Revised April 2013 General-Purpose Input/Output
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated