I2C Registers
www.ti.com
21.4.1.2 I2C_REVNB_HI Register (offset = 04h) [reset = 0h]
I2C_REVNB_HI is shown in Figure 21-17 and described in Table 21-10.
A reset has no effect on the value returned.
Figure 21-17. I2C_REVNB_HI Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
SCHEME Reserved FUNC
R-0h R-0h R-0h
7 6 5 4 3 2 1 0
FUNC
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 21-10. I2C_REVNB_HI Register Field Descriptions
Bit Field Type Reset Description
31-16 Reserved R 0h
15-14 SCHEME R 0h Used to distinguish between old Scheme and current.
Spare bit to encode future schemes.
13-12 Reserved R 0h
11-0 FUNC R 0h
Function: Indicates a software compatible module family
3718
I2C SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
