Ethernet Subsystem Registers
www.ti.com
14.5.6.42 P2_SA_LO Register (offset = 220h) [reset = 0h]
P2_SA_LO is shown in Figure 14-162 and described in Table 14-177.
CPSW CPGMAC_SL2 SOURCE ADDRESS LOW REGISTER
Figure 14-162. P2_SA_LO Register
31 30 29 28 27 26 25 24
Reserved
23 22 21 20 19 18 17 16
Reserved
15 14 13 12 11 10 9 8
MACSRCADDR_7_0
R/W-0h
7 6 5 4 3 2 1 0
MACSRCADDR_15_8
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-177. P2_SA_LO Register Field Descriptions
Bit Field Type Reset Description
15-8 MACSRCADDR_7_0 R/W 0h
Source Address Lower 8 bits (byte 0)
7-0 MACSRCADDR_15_8 R/W 0h Source Address bits
15:8 (byte 1)
1400
Ethernet Subsystem SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
