www.ti.com
Multimedia Card Registers
18.5.1.29 SD_REV Register (offset = 2FCh) [reset = 31010000h]
SD_REV is shown in Figure 18-65 and described in Table 18-48.
This register contains the hard coded RTL vendor revision number, the version number of SD specification
compliancy and a slot status bit. SD_REV[31:16] = Host Controller Version. SD_REV[15:0] = Slot Interrupt
Status.
Figure 18-65. SD_REV Register
31 30 29 28 27 26 25 24
VREV
R-31h
23 22 21 20 19 18 17 16
SREV
R-01h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved SIS
R-0h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 18-48. SD_REV Register Field Descriptions
Bit Field Type Reset Description
31-24 VREV R 31h Vendor Version Number.
Bits
[7:4] is the major revision, bits
[3:0] is the minor revision.
Examples: 10h for 1.0 21h for 2.1
23-16 SREV R 01h Specification Version Number.
This status indicates the Standard SD Host Controller Specification
Version.
The upper and lower
4-bits indicate the version.
0x0 = SD Host Specification Version 1.0
15-1 Reserved R 0h
0 SIS R 0h Slot Interrupt Status.
This status bit indicates the inverted state of interrupt signal for the
module.
By a power on reset or by setting a software reset for all
(SD_SYSCTL[24] SRA), the interrupt signal shall be deasserted and
this status shall read 0.
3445
SPRUH73H–October 2011–Revised April 2013 Multimedia Card (MMC)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
